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[571 ABSTRACT 
Alignment-enhancing electrically conductive feed- 
through paths are provided for the high-speed low-loss 
transfer of electrical signals between integrated circuits 
of a plurality of silicon-on-sapphire bodies arrayed in a 
stack. The alignment-enhancing feed-throughs are 
made by a process of this invention involving the dril- 
ling of holes through the body, double-sided sputtering, 
electroplating, and the filling of the holes with solder by 
capillary action. The alignment-enhancing feed- 
throughs are activated by forming a stack of wafers and 
remelting the solder whereupon the wafers, and the 
feed-through paths, are pulled into alignment by surface 
tension forces. 
15 Claims, 8 Drawing Figures 
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1 
METHOD FOR MAKING 
CONDUCTORS FOR STACKABLE 
ALIGNMENT-ENHANCING FEED-THROUGH 
SILICON-ON-SAPPHIRE 
The invention described herein was made in the per- 
formance of work under NASA Contract No. NAS5- 
25654 and is subject to the provisions of Sec. 305 of the 
National Aeronautics and Space Act of 1958, (72 Stat. 
435; 42 U.S.C. 2457). 
This application is a division of application Ser. No. 
244,854, filed Mar. 18, 1981 now US. Pat. No. 
4,394,7 12. 
CROSS-REFERENCE T O  RELATED 
APPLICATIONS 
This invention is related to the invention disclosed 
and claimed in copending U.S. patent application Ser. 
No. 204,957 entitled “Method of Forming Conductors 
Through Silicon-on-Sapphire, and Product”, filed on 
Nov. 7, 1980 in the names of inventors Anthony, Con- 
nery and Hoeschele, Jr., and to the invention disclosed 
and claimed in copending U.S. patent application Ser. 
No. 200,770 entitled “Formation of Electrical Conduc- 
tors Through Silicon-on-Sapphire”, filed on Oct. 27, 
1980 in the name of inventor Anthony, now abandoned; 
both of said copending applications being assigned to 
the same assignee as the instant application. 
FIELD O F  THE INVENTION 
number of interconnections, the space occupied by 
interconnections, the delay time caused by interconnec- 
tions, the power consumed in interconnections, and the 
cost of interconnections has increased as the square of 
5 the number of processors in the system. 
The massively parallel array processor system is built 
utilizing Complementary Metal Oxide Semiconductor/- 
Silicon-on-Sapphire Large Scale Integration (CMOS/- 
SOS LSI) circuitry. Processor arrays on many individ- 
lo ual silicon-on-sapphire wafers must also be intercon- 
nected. In current technology, all such interconnections 
must run out to a pad on the edge of a wafer or chip. 
Such an interconnection scheme has several disadvan- 
tages. 
First, the number of interconnection pads on the 
periphery of an LSI circuit is very limited. The rela- 
tively small number of interconnection pads severely 
restricts the information flow to and from an LSI cir- 
cuit. For example, a typical memory chip has 16,384 bits 
2o arranged in a 128 by 128 array. An entire row of 128 bits 
can be assessed at one time, but a selector enables only 
a single bit to pass to an output pin. A typical memory 
system is made of 2,048 such chips arranged in 64 
groups of 32. Only 32 chips can place their outputs on 
25 the 32 wires that join the bus to the central processor. 
Of the 262,144 bits that move less than a millimeter on 
each chip, only 2,048 move 3 millimeters to get off their 
chip and only 32 move a meter to the processor. In 
3o other words, because of an effective traffic tie-up on the 
interconnections, only about eight-thousandths of the 
l 5  
This invention relates generally to the manufacture of density of the memory chip can be used simul- 
semiconductor devices and more particularly to the 
formation of alignment-enhancing electrically conduc- “he second disadvantage of the interconnection 
tive feed-through paths in semiconductor bodies in 35 scheme used by current technology is that a large frac- 
order to reduce the number and length of conductive tion of the area of an LSI circuit is devoted to intercon- 
interconnections between logic and switching elements nections. This waste of a large area of a chip or a wafer 
in a stacked multiwafer system. is a direct consequence of the restriction of interconnec- 
tions to substantially two-dimensional configurations. 
B A o U N D  O F  THE INVENTION Advantageous use of three dimensional configura- 
Computer science has developed in an era of tions has been made in the construction Of printed cir- 
puter technology in which wire interconnects were cuit boards. Unfortunately, however, compared to 
inexpensive and logic and switching elements were printed circuit boards, semiconductor substrates are 
expensive. Integrated circuit technology has recently brittle single crystals and a large density of small diame- 
reversed the cost situation leaving wire interconnects as 45 ter holes having high depth-to-diameter aspect ratios 
the more expensive component, Interconnections be- through these brittle substrates would be required to 
tween the integrated circuits of a single chip or wafer, effectively utilize three dimensions. Previous methods 
whether made of wires or strips of conducting material, of providing conventional conductive paths in three-di- 
are expensive because they occupy most of the space on mensional configurations by placing the paths in layers 
the wafer and cause most of the delay in electronic 50 on one chip, such as the interconnects between address- 
signals passing through the system. The same reasoning ing lines in the many x-Y Crossovers required for large 
holds for interconnections between wafers. Computer area crossover switches of the type used in communica- 
architecture theory has just begun to take the cost re- tion satellites, have generally resulted in a decrease in 
versa1 generated by integrated circuit technology into the quality of the processed information due primarily 
consideration. As a result, computer design has not yet 55 to the phenomenon of cross-talk. 
SUMMARY OF THE INVENTION taken advantage of the full range of capabilities implicit in microelectronics. 
Current advances in computer design involve the In accordance with the present invention, a large 
development of a massively parallel information pro- number of alignment-enhancing small diameter closely- 
cessing system for ultrahigh speed processing of multi- 60 spaced electrically conductive feed-throughs are intro- 
ple digital data streams. Such multiple data streams are duced through bodies of semiconductor material typi- 
encountered in situations where interactions of the cally used in information processing equipment. These 
physical data are significant as, for example, in image electrically conductive feed-through paths reduce the 
processing and studies of weather conditions, econom- number and length of conductive interconnections be- 
ics, hydrodynamics and stresses. The massively parallel 65 tween logic and switching elements on a single wafer 
array processor with many processors operating simul- and between the wafers in a stacked multiwafer system 
taneously and in parallel requires many interconnec- thus providing, for example, increased speed and qual- 
tions between processors. With multiple processors, the ity of information processing, decreased power require- 
taneously. 
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3 
ments, and more compact packaging of microelectronic 
circuits. 
In its most general aspects, the method of this inven- 
tion for making alignment-enhancing feed-throughs 
comprises the steps of providing a plurality of holes 
through a body of semiconductor material, depositing a 
first thin layer of a metal on the internal surfaces of each 
hole, applying a second thin layer of an electrically 
conductive metal to the metallized internal surfaces of 
each hole, and filling the remaining volume of each hole 
with a low melting temperature metal, such as solder, 
by capillary action. The  metal of the first layer is one 
such as gold or  nichrome which can be effectively ap- 
plied to the internal surfaces of the holes by means such 
as sputtering and is adherent to semiconductor materi- 
als. Electroplating and copper have been found to be an 
effective method and material, respectively, for the 
second layer 
The  alignment-enhancing feed-throughs are acti- 
vated, and a stacked array is produced, by forming a 
stack of the wafers and remelting the solder whereupon 
the wafers, and the feed-through paths, are pulled into 
final alignment by surface tension forces. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
The  invention is more clearly understood from the 
following description taken in conjunction with the 
accompanying drawings wherein some details have 
5 
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been disproportionately enlarged for clarity and of 
which: 30 
FIG. 1 is a schematic cross section of a typical silicon- 
on-sapphire body. 
FIG. 2 is an enlarged schematic dimensional view in 
cross section of a section taken from the silicon-on-sap- 
phire body of FIG. 1 following laser drilling of a square 35 
array of holes through the body. 
FIG. 3 is a schematic front view in cross section of 
the silicon-on-sapphire section of FIG. 2 after deposi- 
tion of the first thin metallic layer. 
continuous film may be sputtered to the hole diameter 
as a function of the thickness of the surface layer. 
FIG. 5 is a schematic front view of FIG. 3 after depo- 
sition of the second thin metallic layer over the first 
FIG. 6 is a schematic front view in cross section of 
several completed alignment-enhancing electrically 
conductive feed-through paths in a stackable silicon-on- 
sapphire wafer. 
stack of two silicon-on-sapphire wafers of FIG. 6 prior 
to the solder remelt operation. 
FIG. 8 is a schematic front view in cross section of 
the wafers of FIG. 7 in the form of an aligned stacked 
DETAILED DESCRIPTION OF T H E  
INVENTION 
FIG. 4 is a graph of the ratio of the depth to which a 40 
metallic layer. 45 
FIG. 7 is a schematic front view in cross section of a 50 
array following the solder remelt operation. 5 5  
Referring now to FIG. 1, there is shown a body 10 of 
semiconductor material; illustratively, the body 10 is a 60 
typical silicon-on-sapphire (SOS) wafer. The body 10 is 
a composite of a substrate of single crystal sapphire 11 
and a contiguous overlaying epitaxially-grown layer of 
single crystal silicon 12. The body 10 has front, o r  top, 
13 and back, or bottom, 14 major opposed substantially 65 
parallel surfaces and a peripheral edge area 15 intercon- 
necting the front 13 and back 14 major surfaces. The 
two major surfaces are parallel to the (1102) plane of the 
4 
single crystal sapphire 11 to within t 2 "  and to  the (100) 
plane of the single crystal epitaxial silicon 12 to within 
k2". The exposed silicon of the front major surface 13 
of the wafer is polished to an optical finish smoother 
than about r t0 . l  micron and the exposed sapphire of the 
back major surface 14 of the wafer 10 is ground to a 
finish smoother than about 2 0 . 5  micron. One or more 
active integrated circuit semiconductor devices are 
ordinarily located in the silicon layer 12. T h e  thickness 
of the epitaxial silicon layer 12 is typically less than 
about 4 microns while a typical thickness of the sap- 
phire layer 11 is 3 2 5 t 2 5  microns. 
A plurality of holes 20, as shown in FIG. 2, are pro- 
vided through SOS wafer 10 preferably using the laser 
beam techniques disclosed and claimed in above- 
referenced copending application Ser. No. 204,957. 
Holes provided in accordance with the referenced Ser. 
No. 204,957 application have apertures 18 and 19 in 
major surfaces 13 and 14, respectively, and an inner 
surface 21 interconnecting apertures 18 and 19. Typi- 
cally, holes 20 have an average diameter of 2.5 mils and 
are spaced in arrays having center line-to-center line, 
Le., axis-to-axis, spacings as small as about twice the 
hole diameter. 
Next, a first metal layer 22, about 1 micron thick is 
deposited on the inner surfaces 21 of holes 20. Sputter- 
ing is the preferred technique and is conducted first 
with surface 13 and then with surface 14 facing the 
sputtering source, Le., double-sided sputtering, to en- 
sure complete coverage of inner surface 21. As shown 
in FIG.  3, the sputtered material will also be deposited 
on top 13 and bottom 14 surfaces of the semiconductor 
body 10. If surface deposits are undesirable in the fin- 
ished product, surfaces 13 and 14 may be masked, using 
techniques known to those skilled in the art of semicon- 
ductor device manufacture, before the first metal layer 
22 is deposited to aid in subsequent removal. 
The  first layer must, however, form a continuous 
adherent film on the entirety of inner surfaces 21 and be 
accessible to electrical contact in order to perform the 
next step. Gold was found to penetrate further into the 
holes than nichrome, thereby forming a deeper continu- 
ous film, when sputtered into holes having the same 
diameter. However, nichrome was found to adhere to 
SOS material better than gold. It was also discovered 
that sputtering was optimized when conducted in a 
vacuum such that the mean free path of an atom in the 
vacuum was greater than or equal to ten times the hole 
diameter. 
Using the optimum vacuum and normal sputtering 
conditions, it was found that double sided sputtering 
would effectively place a conducting layer 22 inside 
holes 20 having diameters greater than or equal to 2 mils 
through a 13 mil thick SOS wafer (aspect ratio of 6.5:l) 
using gold and inside holes 20 having diameters greater 
than or  equal to about 3 mils (aspect ratio of 6.3:l) using 
nichrome. An improvement would be expected using 
the bias sputtering technique. In a separate related ex- 
periment, however, it was surprisingly determined, as 
shown in FIG. 4, that the depth of the continuous film 
in the holes was a weak function of the amount of metal 
sputtered as measured by the thickness of the sputtered 
layer on surfaces perpendicular to the holes. Thus, there 
appears to be a practical limit on the aspect ratio of 
holes that may be coated by sputtering irrespective of 
the sputtering technique employed. 
The electrical resistance of each hole 20 after double- 
sided sputtering ranged between 10,000 and 30,000 
4,499,655 
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ohms. In order to reduce this resistance a second layer parallel processor, equals a net force of 40 grams which 
23, shown in FIG. 5, was electroplated on the sputtered will pull any wafers out of alignment into final align- 
metallized base layer inside holes 20. Copper is a pre- ment during the remelt. 
ferred material and a suitable electroplating solution Final gaps 35 are established between wafers in the 
and equipment are described in copending above- 5 completed stack by spacers of an inert material or by the 
I - ~ ~ ~ X X N X ~  application Ser. No. 200,770. The thickness previously referred to relief electroplates. Initial gaps 
of second layer 23 should be at least about 1 micron, but 34 and final gaps 35 may be the same. Gaps 35 between 
no more than about 10% of the hole diameter. wafers should be less than the circumference of the 
Initial attempts to electroplate copper on the inside feed-throughs, or else the molten solder bridge 27 be- 
diameter of the laser-drilled hole by conventional elec- 10 tween the wafers becomes unstable and may break 
troPlating means failed because the copper would Pref- apart. Thus, for a 3-mil diameter feed-through, the dis- 
erentially electroplate around the entrance and exit tance between wafers should be less than 9.4 mils (pi 
apertures, 18 and 19 of holes 20, sealing the hole leaving times 3). A greater separation distance between wafers 
acid solution and little electroplated copper in the hole. can be obtained by giving the copper layer of the feed- 
While manually holding a specimen, it was accidentally 15 throughs a relief electroplate as described above, how- 
discovered that moving the specimen to and ever, the maximum separation distance between wafers 
in this case should not exceed two times the relief height 
faces Of the wafer lo at a 'peed greater than plus the circumference of the feedthrough to avoid 
in the 
perpendicular to the major sur- 
cm/sec 
and a stroke length of about 8 cm prevented copper 
from building up at the entrance and exit of the hole. 20 In a completed stack of semiconductor bodies, which 
uid into and out of holes 20 caused erosion of material processor, the major surfaces, 32 and 33 as viewed in 
FIG. 8, of the semiconductor bodies 30 are perpendicu- on the entrance and exit edges of the hole and prevented 
lar to the axis of the stack 28. A plurality of feed- the build-up of copper electro-deposits in those regions. This erosion kept the entrance and exit of each hole 25 through conducting paths 29, which may also number 
open and allowed an even electroplated copper film to in the hundreds for the massively parallel processor, form on the interior of laser drilled holes 20. The resis- 
tance of a double-sided sputtered and electroplated hole extend the Or length' Of the stack. These feed- throughs, may be used to transfer electrical signals from was on the order of about 10-5 ohms. 
solder bridge instability. 
Subsequent showed that the movement Of liq- may number in the hundreds for the massive]y 
Occasionally, as will be explained in more detail be- 30 any given active device On any given semiconductor 
body to One Or more Other active devices On any Other 
semiconductor body, Or bodies, Or On the Same semicon- 
ductor body. Due to the alignment-enhancing charac- 
low, it may be desirable to form an elevated rim, termed 
a relief electroplate, of copper material around the aper- 
tures 18 and 19 of holes 20 rising above the plane of 
surfaces 13 and 14, The relief electroplate is accom- teristics of the feed-throughs of this invention, the feed- 
plished by stopping the to and fro motion of the wafers 35 through Paths and their axes 31 are substantially mutu- 
in the electroplating bath for a few minutes towards the ally Parallel to each other and to the axis of the stack 28. 
end of the electroplating operation to allow the forma- These feed-throughs have a substantially circular cross 
tion of the copper rim around the hole apertures by section when viewed in a plane oriented perpendicular 
preferential electroplating in those regions. to axes 31. When the plane is located between the top 
surfaces 32 and 33 Of body 307 the 
processed, using conventional techniques known to circular cross section is composed of three materials. 
those skilled in the art of semiconductor device manu- The third, or core, material is the lead tin alloy. Circu- 
facture, to provide signal paths between the active de- larly encompassing the core material is the second or 
,,ices on the surfaces and the feed-through conductors~ electroplated material. A first outermost material circu- 
Next, the SOS wafer 10 with the sputtered and elec- 45 larly encompasses the second and core materials. In the 
troplated materials are floated on a solder bath where- regions between the bodies 30, i.e., between top surfaces 
upon solder is drawn into the holes by capillary action 32 and bottom Surfaces 33, the Circular cross sections 
since solder wets copper. On withdrawal of the wafer are substantially comprised Of Only the core material. 
from the solder bath, convex solder menisci 25 are left Although this invention has been described with 
at the entrance and exit apertures, 18 and 19 of holes 20 50 particular reference to silicon-on-sapphire material, the 
on both sides of the wafer as shown in FIG.  6.  In FIG.  novel technology and objectives of this invention of 
6, layers 22 and 23 have been replaced by a single layer Preparing a body with aknment-enhancing feed- 
2 for clarity. The fabrication of the alignment-enhanc- through conductors is broadly applicable to other mate- 
ing feed-through conductors 26 is now complete. rials of the semiconductor arts including, for example, 
To form an array of CMOS/SOS wafers electrically 55 silicon (Si), germanium @e), gallium phosphide (Gap), 
interconnected by the alignment-enhancing feed- gallium arsenide (GaAs), indium antimonide (InSb), 
throughs, SOS wafers 30 with solder-filled feed- cadmium telluride (CdTe), and zinc sulfide (ZnS). The 
throughs 26 are next manually stacked and aligned one invention may also be practiced with insulating materi- 
on top of another. As shown in FIG. 7, for a pair of als such as alumina, quartz, glass, and beryllium oxide 
wafers from such a stack, the solder menisci 25 on ad- 60 where such materials, with the alignment-enhancing 
joining wafers are thus mated and a gap 34 is formed feed-throughs therethrough, would be necessary or 
between any given wafer and the next adjacent wafer. desirable in the stack, in other locations within the pro- 
During a brief remelt, capillary forces cause the abut- cessor, or in other electronic applications. 
ting solder menisci 25 to flow together, effect the final Further, while the invention has been particularly 
alignment, and form conductive solder bridges 27 be- 65 shown and described with reference to several pre- 
tween adjacent SOS wafers 30, as shown in FIG. 8. ferred embodiments thereof, it will be understood by 
Capillary tension of one million menisci, the number those skilled in the art that various changes in form and 
expected for a typical stacked array for the massively detail may be made therein without departing from the 
At this stage in the process, the SOS wafers may be 40 and bottom 
7 
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true spirit and scope of the invention as defined by the 
appended claims. 
I claim as my invention: 
1. A process for making alignment-enhancing electri- 
cally conductive feed-through conductors in a body 
comprising the steps of: 
(a) providing a stackable semiconductor body, said 
body having top and bottom major opposed sur- 
faces substantially parallel to each other and an 
outer peripheral edge area interconnecting said 
major surfaces; 
(b) providing a plurality of holes through said body, 
each of said holes having apertures lying in said 
major opposed surfaces and an inner surface inter- 
connecting said apertures; 
(c) depositing a first thin layer of a first metal onto 
each of said inner surfaces; 
(d) applying a second thin layer of a second metal 
over each of said first thin layers; and 
(e) filling the remaining hole volume with a third 
metal forming thereby an alignment-enhancing 
electrically conductive feedthrough in a stackable 
semiconductor body. 
2. The process of claim 1 further including the pro- 
(1) forming a stack of the stackable bodies and 
(2) remelting said third metal, forming thereby a 
stacked self-aligned array of the bodies, said bodies 
having a plurality of electrically conductive paths 
communicating therebetween. 
3. The  process of claim 2 wherein said third metal is 
a lead-tin alloy. 
4. The process of claim 2 wherein said remelting is 
accomplished by heating said stack to a temperature 
sufficient to cause melting of said third metal. 
5. The process of claim 1 wherein said body is com- 
posed of a single material, said single material being one 
selected from the group consisting of silicon, germa- 
cess steps of: 
5 
10 
15 
20 
25 
30 
35 
40 
45 
.- - 
8 
nium, gallium arsenide, gallium phosphide, indium anti- 
monide, cadmium telluride, and zinc sulfide. 
6.  The process of claim 1 wherein said body is a com- 
posite, said body having a single crystal sapphire sub- 
strate and a contiguous overlaying epitaxially-grown 
layer of single crystal silicon, said top major surface 
being the exposed surface of said silicon layer, said 
bottom major surface being the exposed surface of said 
sapphire substrate and said outer peripheral edge area 
encompassing both said sapphire substrate and said 
layer of silicon. 
7. The process of claim 1 wherein said body is com- 
posed of an insulating material, said insulating material 
being one selected from the group consisting of alu- 
mina, quartz, glass and beryllium oxide. 
8. The process of claim 1 wherein said holes are pro- 
vided by a laser drilling process. 
9. The process of claim 1 wherein said first metal is 
gold. 
10. The process of claim 1 wherein said first metal is 
nichrome. 
11. The process of claim 1 wherein said first thin layer 
is deposited by sputtering. 
12. The process of claim 1 wherein said second thin 
layer is applied by an electrodeposition process. 
13. The process of claim 12 wherein said electrodepo- 
sition process includes agitation of said body substan- 
tially perpendicular to said major surfaces during said 
electrodeposition process. 
14. The process of claim 1 wherein the metal of said 
second thin layer is copper. 
15. The process of claim 14 further including the 
process step of arresting said agitation prior to comple- 
tion of said electrodeposition process for a time suffi- 
cient to cause a relief electroplate of predetermined 
height to form. * * * * *  
50 
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